1:8 Low Jitter CMOS Clock Buffer (<200 MHz)

Features

- 8 LVCMOS outputs
- Low additive jitter: 125 fs rms typ
- Wide frequency range: 1 to 200 MHz
- Asynchronous output enable
- Low output-output skew: <100 ps
- RoHS compliant, Pb-free
- Industrial temperature range: –40 to +85 °C
- Footprint-compatible with CDCLVC1108
- 1.8, 2.5, or 3.3 V operation
- 16-TSSOP


Applications

- High-speed clock distribution
- Ethernet switch/router
- Optical Transport Network (OTN)
- SONET/SDH
- PCI Express Gen 1/2/3
- Storage
- Telecom
- Industrial
- Servers
- Backplane clock distribution

Description

The Si53365 is an ultra low jitter eight output LVCMOS buffer. The Si53365 utilizes Silicon Laboratories' advanced CMOS technology to fanout clocks from dc to 200 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53365 supports operation over the industrial temperature range and can be operated from a 1.8 V, 2.5 V, or 3.3 V supply.


Functional Block Diagram





Ordering Information:
See page 9.

Pin Assignments



Patents pending

Copyright © 2015 by Silicon Laboratories

TABLE OF CONTENTS

Section	Page
1. Electrical Specifications	**3**
2. Functional Description	**6**
2.1. Input Termination	6
2.2. Output Enable Logic	6
2.3. Output Clock Termination Options	6
2.4. AC Timing Waveforms	7
3. Pin Description: 16-Pin TSSOP	**8**
4. Ordering Guide	**9**
5. Package Outline	**10**
5.1. 16-TSSOP Package Diagram	10
6. PCB Land Pattern	**11**
6.1. 16-TSSOP Package Land Pattern	11
7. Top Marking	**12**
7.1. Si53365 Top Marking	12
7.2. Top Marking Explanation	12
Document Change List	**13**
Contact Information	**14**

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature	T_A		–40	—	85	°C
Supply Voltage Range	V_{DD}	LVCMOS	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V

Table 2. Input Clock Specifications

(V_{DD}=1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T_A=–40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVCMOS Input High Voltage	V_{IH}	V_{DD} = 2.5 V± 5%, 1.8 V± 5%, 3.3 V± 10%	V_{DD} x 0.7	—	—	V
LVCMOS Input Low Voltage	V_{IL}	V_{DD} = 2.5 V± 5%, 1.8 V± 5%, 3.3 V± 10%	—	—	V_{DD} x 0.3	V
Input Capacitance	C_{IN}	CLK pins with respect to GND	—	5	—	pF

Table 3. DC Common Characteristics

(V_{DD} = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	I_{DD}		—	150		mA
Input High Voltage	V_{IH}	OE	0.8 x V_{DD}	—	—	V
Input Low Voltage	V_{IL}	OE	—	—	0.2 x V_{DD}	V
Internal Pull-up Resistor	R_{UP}	OE	—	25	—	kΩ

Table 4. Output Characteristics—LVCMOS

(V_{DD} = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage High	V_{OH}	I_{OH} = –12 mA	0.8x V_{DD}	—	—	V
Output Voltage Low	V_{OL}	I_{OL} = 12 mA	—	—	0.2 x V_{DD}	V

Table 5. AC Characteristics

(V_{DD} = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%,T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency	F	LVCMOS	dc	—	200	MHz
Duty Cycle **Note:** 50% input duty cycle.	D_C	200 MHz, 50 Ω to VDD/2, 20/80% T_R/T_F<10% of period	40	50	60	%
Minimum Input Clock Slew Rate	SR	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	—	—	V/ns
Output Rise/Fall Time	T_R/T_F	200 MHz, 50 Ω, 20/80%, 2 pF load, 12 mA drive strength	—	—	850	ps
Minimum Input Pulse Width	T_W		2	—	—	ns
Additive Jitter (12 kHz – 20 MHz)	J	3.3 V, 200 MHz, Vin = 1.7 V_{PP} @ 1 V/ns	—	130	180	fs-rms
		3.3 V, 156.25 MHz, Vin = 2.18 V_{PP} @ 1 V/ns	—	125	220	fs-rms
		2.5 V, 200 MHz, Vin = 1.7 V_{PP} @ 1 V/ns	—	115	250	fs-rms
		2.5 V, 156.25 MHz, Vin = 2.18 V_{PP} @ 1 V/ns	—	125	240	fs-rms
Propagation Delay	T_{PLH}, T_{PHL}	Low-to-high, high-to-low Single-ended, C_L = 2 pF	1.5	3.0	4.5	ns
Output Enable Time	T_{EN}	F = 1 MHz	—	10	—	ns
		F = 100 MHz	—	10	—	ns
Output Disable Time	T_{DIS}	F = 1 MHz	—	20	—	ns
		F = 100 MHz	—	20	—	ns
Part to Part Skew	T_{SKPP}	C_L = 2 pF	0	—	300	ps
Output to Output Skew	T_{SK}	C_L = 2 pF	—	40	125	ps

Table 6. Thermal Conditions

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	Still air	124.4	°C/W

Table 7. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Storage Temperature	T_S		–55	—	150	°C
Supply Voltage	V_{DD}		–0.5	—	3.8	V
Input Voltage	V_{IN}		–0.5	—	V_{DD}+ 0.3	V
Output Voltage	V_{OUT}		—	—	V_{DD}+ 0.3	V
ESD Sensitivity	HBM	HBM, 100 pF, 1.5 kΩ	2000	—	—	V
ESD Sensitivity	CDM		500	—	—	V
Peak Soldering Reflow Temperature	T_{PEAK}	Pb-Free; Solder reflow profile per JEDEC J-STD-020	—	—	260	°C
Maximum Junction Temperature	T_J		—	—	125	°C

Note: Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. Functional Description

The Si53365 is a low jitter, low skew 1:8 CMOS buffer with asynchronous output enable. The Si53365 is ideal for low jitter LVCMOS clock distribution.

2.1. Input Termination

Figure 1 shows the recommended input clock termination.




Figure 1. LVCMOS DC-Coupled Input Termination

2.2. Output Enable Logic

The table below summarizes the input and output clock state based on the output enable pin setting.

Table 8. Output Logic

INPUTS		OUTPUTS
CLK	**OE**	**Qn**
X	L	L
L	H	L
H	H	H

2.3. Output Clock Termination Options

The recommended output clock termination options are shown below. Unused output clocks should be left floating.




Figure 2. LVCMOS Output Termination

2.4. AC Timing Waveforms




Figure 3. AC Waveforms

3. Pin Description: 16-Pin TSSOP




Table 9. Si53365 Pin Description

Pin #	Name	Description
1	CLK	Input clock.
2	OE	Output enable. When OE=high, the clock outputs are enabled. When OE=low, the clock outputs are low. OE contains an internal pull-up resistor.
3	Q0	Output clock 0.
4	GND	Ground.
5	V_{DD}	Core voltage supply. Bypass with 1.0 µF capacitor and place as close to the V_{DD} pin as possible.
6	Q4	Output clock 4.
7	GND	Ground.
8	Q6	Output clock 6.
9	Q7	Output clock 7.
10	V_{DD}	Core voltage supply. Bypass with 1.0 µF capacitor and place as close to the V_{DD} pin as possible.
11	Q5	Output clock 5.
12	GND	Ground.
13	Q2	Output clock 2.
14	V_{DD}	Core voltage supply. Bypass with 1.0 µF capacitor and place as close to the V_{DD} pin as possible.
15	Q3	Output clock 3.
16	Q1	Output clock 1.

4. Ordering Guide

Part Number	Package	PB-Free, ROHS-6	Temperature
Si53365-B-GT	16-TSSOP	Yes	–40 to 85 °C

5. Package Outline

5.1. 16-TSSOP Package Diagram




Figure 4. Si53365 16-TSSOP Package Diagram

Table 10. Package Dimensions

Dimension	Min	Nom	Max
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	1.00	1.05
b	0.19	—	0.30
c	0.09	—	0.20
D	4.90	5.00	5.10
E	6.40 BSC		
E1	4.30	4.40	4.50

Dimension	Min	Nom	Max
e	0.65 BSC		
L	0.45	0.60	0.75
L2	0.25 BSC		
θ	0°	—	8°
aaa	0.10		
bbb	0.10		
ccc	0.20		

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-153, Variation AB.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6. PCB Land Pattern

6.1. 16-TSSOP Package Land Pattern




Figure 5. Si53365 16-TSSOP Package Land Pattern


Table 11. PCB Land Pattern

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.80
E	Pad Row Pitch	0.65
X1	Pad Width	0.45
Y1	Pad Length	1.40

Notes:
1. This Land Pattern Design is based on the IPC-7351 guidelines.
2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

7. Top Marking

7.1. Si53365 Top Marking



7.2. Top Marking Explanation

Mark Method:	Laser	
Font Size:	2.0 Point (0.71 mm) Right-Justified	
Line 1 Marking:	Customer Part Number	**Si53365**
Line 2 Marking:	TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
Line 3 Marking:	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the build date.

Document Change List

Revision 0.4 to Revision 1.0

- Updated Table 2, “Input Clock Specifications,” on page 3.
- Updated Table 3, “DC Common Characteristics,” on page 3.
- Added Table 4, “Output Characteristics—LVCMOS,” on page 3.
- Updated Table 10, “Package Dimensions,” on page 10 to include improved data for additive jitter specifications.
- Updated output voltage specifications
- Improved performance specifications with more detail.
- Added pin type description to the pin descriptions table.

Contact Information

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:
https://www.silabs.com/support/pages/contacttechnicalsupport.aspx
and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

LifeElectronics
Живое партнерство

ООО «ЛайфЭлектроникс» **“LifeElectronics” LLC**

ИНН 7805602321 КПП 780501001 Р/С 40702810122510004610 ФАКБ "АБСОЛЮТ БАНК" (ЗАО) в г.Санкт-Петербурге К/С 30101810900000000703 БИК 044030703

Компания «Life Electronics» занимается поставками электронных компонентов импортного и отечественного производства от производителей и со складов крупных дистрибьюторов Европы, Америки и Азии.

С конца 2013 года компания активно расширяет линейку поставок компонентов по направлению коаксиальный кабель, кварцевые генераторы и конденсаторы (керамические, пленочные, электролитические), за счёт заключения дистрибьюторских договоров

Мы предлагаем:

- *Конкурентоспособные цены и скидки постоянным клиентам.*
- *Специальные условия для постоянных клиентов.*
- *Подбор аналогов.*
- *Поставку компонентов в любых объемах, удовлетворяющих вашим потребностям.*

- *Приемлемые сроки поставки, возможна ускоренная поставка.*
- *Доставку товара в любую точку России и стран СНГ.*
- *Комплексную поставку.*
- *Работу по проектам и поставку образцов.*
- *Формирование склада под заказчика.*

- *Сертификаты соответствия на поставляемую продукцию (по желанию клиента).*
- *Тестирование поставляемой продукции.*
- *Поставку компонентов, требующих военную и космическую приемку.*
- *Входной контроль качества.*
- *Наличие сертификата ISO.*

В составе нашей компании организован Конструкторский отдел, призванный помогать разработчикам, и инженерам.

Конструкторский отдел помогает осуществить:

- *Регистрацию проекта у производителя компонентов.*
- *Техническую поддержку проекта.*
- *Защиту от снятия компонента с производства.*
- *Оценку стоимости проекта по компонентам.*
- *Изготовление тестовой платы монтаж и пусконаладочные работы.*

Тел: +7 (812) 336 43 04 (многоканальный)
Email: org@lifeelectronics.ru

www.lifeelectronics.ru